## EGC442 <br> Class Notes 1/27/2023

Baback Izadi<br>Division of Engineering Programs<br>bai@engr.newpaltz.edu


2) Convert (1E2.C1)16 directly base 2.

$$
00111100010.11000001
$$

31
C

$$
\begin{array}{rll}
10 \div 7=1 & R=3 \\
& 7 \div 7=1 & R=0 \\
\left.(35)_{0}\right) & 25 \div 7=3 & R=4 \\
\times(5.2)_{7} & 18 \div 7=2 & R=4
\end{array}
$$

5) Using a total of 8 bits, represent -123 in signed 2 's complement format.

$$
56432168421
$$

$x \times \times \times \times \times \times \times$
$+123$
01111011
$-123$
10000101 $\left(B_{1} B_{0}\right)$. The range of $A$ is 0 to 2 and the range of $B$ is 1 t 3 .)

| $A_{1}$ | $A_{0}$ | $B_{1}$ | $B_{0}$ | $M_{2}$ | $M_{1}$ | $M 0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathbb{W}$ | 0 | 0 | $x$ | $x$ | $X$ |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | $\rightarrow 4$ |  |  |  |  |  |
| 1 | $x$ | $x$ | $x$ | $\lambda$ | $x$ | $\rightarrow 6$ |

11) Design a 1 -out-of- 4 decoder with low active outputs and two enable lines, one active high and the other active low. Show the block diagram, the truth table and the internal circuitry.

12) Complete the following timing diagram for the given device. Assume Q to be initialty 0 .

13) Using gates and multiplexer(s), design a one-bit ALU that performs the following logicalop


## Design of Processor's Register File

- Ability to read from two registers and write to one register
- Read operation using D flip-flops and MUX's



17. 

a. Using D flip-flop, design an 8-bit register.
b. Using part a as well as other devices such as multiplexers, decoders, and gates, design a register file with 168 -bit registers such thet it can allow readind of any tworegisters and-wating of ainfor dne.




